


H C 08

FAMILY REFERENCE GUIDE



MOTOROLA

M68HC08 INSTRUCTION SET

NEW HC08 INSTRUCTIONS

ADDRESSING MODES

**PROGRAMMING MODEL
INTERRUPT STACKING ORDER**

OPCODE MAP

**ASCII CHART
HEX/DEC CONVERSION**

M68HC08 INSTRUCTION SET

NEW HC08 INSTRUCTIONS

ADDRESSING MODES

**PROGRAMMING MODEL
INTERRUPT STACKING ORDER**

OPCODE MAP

**ASCII CHART
HEX/DEC CONVERSION**

M68HC08 INSTRUCTION SET

The following legend summarizes the symbols and abbreviations used.

Boolean Operators

()	Contents of	$\oplus$	Boolean exclusive-OR
-()	Negate (two's complement)	?	If
$\leftarrow$	Is loaded with (read: "gets")	$\ll$	Sign extend
$\uparrow$	Is pulled from stack	$\times$	Multiply
$\downarrow$	Is pushed onto stack	$\div$	Divide
&	Boolean AND	:	Concatenate
	Boolean OR	+	Add
		n	Any bit

CPU Registers

A	Accumulator	PC	Program counter
CCR	Condition code register	PCH	PC high byte
H	Index register, high byte	PCL	PC low byte
X	Index register, low byte	SP	Stack pointer

M68HC08 INSTRUCTION SET


Condition Code Register (CCR) Bits

V	Overflow indicator	0	Bit forced to zero
I	Interrupt mask, bit 3	H	Half carry, bit 4
Z	Zero indicator, bit 1	N	Negative indicator, bit 2
U	Undefined	C	Carry/borrow, bit 0
-	Bit not affected	1	Bit forced to one
		↑	Bit set or cleared

Addressing Modes

INH	Inherent (no operands)	IX2	16-bit indexed with 16-bit offset (ee ff)
IMM	8-bit immediate (ii)	REL	8-bit relative offset (rr)
DIR	8-bit direct (dd, dd rr)	DD	Direct to direct
EXT	16-bit extended (hh ll)	IMD	Immediate to direct
IX	16-bit indexed no offset (no operands)	IX+D	16-bit indexed, post increment source to direct
IX+	16-bit indexed no offset, post increment	DIX+	Direct source to 16-bit indexed, post increment
IX1	16-bit indexed with 8-bit offset (ff)	SP1	Stack pointer with 8-bit offset
IX1+	16-bit indexed with 8-bit offset, post increment	SP2	Stack pointer with 16-bit offset
M	Memory location	<i>rel</i>	Relative offset
		<i>opr</i>	Operand

The following table is a listing of the HC08 instructions.

Source Form	Operation	Description	Effect on CCR						Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z	C				
AIX #opr	Add Immediate Value (Signed) to Index Register (H:X)	H:X ← (H:X) + (16 « M)	-	-	-	-	-	-	IMM	AF	ii	2
AND #opr	Logical AND	$A \leftarrow (A) \& (M)$							IMM	A4	ii	2
AND opr									DIR	B4	dd	3
AND opr									EXT	C4	hh	4
AND opr,X									IX2	D4	ee	4
AND opr,X			0	-	-	↑	↑	-	IX1	E4	ff	3
AND ,X									IX	F4	ff	2
AND opr,SP									SP1	9EE4	ff	4
AND opr,SP									SP2	9ED4	ee ff	5
ASL opr	Arithmetic Shift Left (Same as LSL)		↑	-	-	↑	↑		DIR	38	dd	4
ASLA									INH	48		1
ASLX									INH	58		1
ASL opr,X									IX1	68	ff	4
ASL ,X									IX	78		3
ASL opr,SP									SP1	9E68	ff	5

Instruction Set

Source Form	Operation	Description	Effect on CCR						Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z	C				
ADC #opr ADC opr ADC opr ADC opr,X ADC opr,X ADC ,X ADC opr,SP ADC opr,SP	Add with Carry	$A \leftarrow (A) + (M) + (C)$	$\uparrow$	$\uparrow$	-	$\uparrow$	$\uparrow$	$\uparrow$	IMM DIR EXT IX2 IX1 IX SP1 SP2	A9 B9 C9 D9 E9 F9 9EE9 9ED9	ii dd hh ll ee ff ff ff ff ff	2 3 4 4 4 3 2 4 5
ADD #opr ADD opr ADD opr ADD opr,X ADD opr,X ADD ,X ADD opr,SP ADD opr,SP	Add without Carry	$A \leftarrow (A) + (M)$	$\uparrow$	$\uparrow$	-	$\uparrow$	$\uparrow$	$\uparrow$	IMM DIR EXT IX2 IX1 IX SP1 SP2	AB BB CB DB EB FB 9EEB 9EDB	ii dd hh ll ee ff ff ff ff ff ff ff	2 3 4 4 4 3 2 4 5
AIS #opr	Add Immediate Value (Signed) to Stack Pointer	$SP \leftarrow (SP) + (16 \ll M)$	-	-	-	-	-	-	IMM	A7	ii	2

Source Form	Operation	Description	Effect on CCR						Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z	C				
BEQ <i>rel</i>	Branch if Equal	$PC \leftarrow (PC) + \$0002 + rel \text{ ? } (Z) = 1$	-	-	-	-	-	-	REL	27	<i>rr</i>	3
BGE <i>opr</i>	Branch if Greater Than or Equal To (Signed Operands)	$PC \leftarrow (PC) + \$0002 + rel \text{ ? } (N \oplus V) = 0$	-	-	-	-	-	-	REL	90	<i>rr</i>	3
BGT <i>opr</i>	Branch if Greater Than (Signed Operands)	$PC \leftarrow (PC) + \$0002 + rel \text{ ? } (Z) \mid (N \oplus V) = 0$	-	-	-	-	-	-	REL	92	<i>rr</i>	3
BHCC <i>rel</i>	Branch if Half Carry Bit Clear	$PC \leftarrow (PC) + \$0002 + rel \text{ ? } (H) = 0$	-	-	-	-	-	-	REL	28	<i>rr</i>	3
BHCS <i>rel</i>	Branch if Half Carry Bit Set	$PC \leftarrow (PC) + \$0002 + rel \text{ ? } (H) = 1$	-	-	-	-	-	-	REL	29	<i>rr</i>	3
BHI <i>rel</i>	Branch if Higher	$PC \leftarrow (PC) + \$0002 + rel \text{ ? } (C) \mid (Z) = 0$	-	-	-	-	-	-	REL	22	<i>rr</i>	3
BHS <i>rel</i>	Branch if Higher or Same (Same as BCC)	$PC \leftarrow (PC) + \$0002 + rel \text{ ? } (C) = 0$	-	-	-	-	-	-	REL	24	<i>rr</i>	3

ASR <i>opr</i> ASRA ASRX ASR <i>opr</i> ,X ASR <i>opr</i> ,X ASR <i>opr</i> ,SP	Arithmetic Shift Right		↑	-	-	↑	↑	↑	↑	DIR INH INH IX1 IX SP1	37 47 57 67 77 9E67	dd ff ff	4 1 1 4 3 5
BCC <i>rel</i>	Branch if Carry Bit Clear	$PC \leftarrow (PC) + \$0002 + rel ? (C) = 0$	-	-	-	-	-	-	-	REL	24	rr	3
BCLR <i>n</i> , <i>opr</i>	Clear Bit <i>n</i> in Memory	$Mn \leftarrow 0$	-	-	-	-	-	-	-	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	11 13 15 17 19 1B 1D 1F	dd dd dd dd dd dd dd dd	4 4 4 4 4 4 4 4
BCS <i>rel</i>	Branch if Carry Bit Set (Same as BLO)	$PC \leftarrow (PC) + \$0002 + rel ? (C) = 1$	-	-	-	-	-	-	-	REL	25	rr	3

Source Form	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z				
BMI <i>rel</i>	Branch if Minus	$PC \leftarrow (PC) + \$0002 + rel \text{ ? } (N) = 1$	-	-	-	-	-	REL	2B	<i>rr</i>	3
BMS <i>rel</i>	Branch if Interrupt Mask Set	$PC \leftarrow (PC) + \$0002 + rel \text{ ? } (I) = 1$	-	-	-	-	-	REL	2D	<i>rr</i>	3
BNE <i>rel</i>	Branch if Not Equal	$PC \leftarrow (PC) + \$0002 + rel \text{ ? } (Z) = 0$	-	-	-	-	-	REL	26	<i>rr</i>	3
BPL <i>rel</i>	Branch if Plus	$PC \leftarrow (PC) + \$0002 + rel \text{ ? } (N) = 0$	-	-	-	-	-	REL	2A	<i>rr</i>	3
BRA <i>rel</i>	Branch Always	$PC \leftarrow (PC) + \$0002 + rel$	-	-	-	-	-	REL	20	<i>rr</i>	3
BRCLR <i>n, opx, rel</i>	Branch if Bit <i>n</i> in Memory Clear	$PC \leftarrow (PC) + \$0003 + rel$ $\text{? } (Mn) = 0$	-	-	-	-	-	DIR (b0)	01	dd <i>rr</i>	5
								DIR (b1)	03	dd <i>rr</i>	5
								DIR (b2)	05	dd <i>rr</i>	5
								DIR (b3)	07	dd <i>rr</i>	5
								DIR (b4)	09	dd <i>rr</i>	5
								DIR (b5)	0B	dd <i>rr</i>	5
								DIR (b6)	0D	dd <i>rr</i>	5
								DIR (b7)	0F	dd <i>rr</i>	5

BIH <i>rel</i>	Branch if $\overline{\text{IRQ}}$ Pin High	$\text{PC} \leftarrow (\text{PC}) + \$0002 + \text{rel} \text{ ? } \overline{\text{IRQ}}1 = 1$	-	-	-	-	-	-	-	REL	2F	rr	3
BIL <i>rel</i>	Branch if $\overline{\text{IRQ}}$ Pin Low	$\text{PC} \leftarrow (\text{PC}) + \$0002 + \text{rel} \text{ ? } \overline{\text{IRQ}} = 0$	-	-	-	-	-	-	-	REL	2E	rr	3
BIT # <i>opr</i> BIT <i>opr</i> BIT <i>opr</i> BIT <i>opr,X</i> BIT <i>opr,X</i> BIT <i>X</i> BIT <i>opr,SP</i> BIT <i>opr,SP</i>	Bit Test	(A) & (M)	0	-	-	$\updownarrow$	$\updownarrow$	-	-	IMM DIR EXT IX2 IX1 IX SP1 SP2	A5 B5 C5 D5 E5 F5 9EE5 9ED5	ii dd hh ll ee ff ff ee ff	2 3 4 4 3 2 4 5
BLE <i>opr</i>	Branch if Less Than or Equal To (Signed Operands)	$\text{PC} \leftarrow (\text{PC}) + \$0002 + \text{rel} \text{ ? } (Z) (N \oplus V) = 1$	-	-	-	-	-	-	-	REL	93	rr	3
BLO <i>rel</i>	Branch if Lower (Same as BCS)	$\text{PC} \leftarrow (\text{PC}) + \$0002 + \text{rel} \text{ ? } (C) = 1$	-	-	-	-	-	-	-	REL	25	rr	3
BLS <i>rel</i>	Branch if Lower or Same	$\text{PC} \leftarrow (\text{PC}) + \$0002 + \text{rel} \text{ ? } (C) (Z) = 1$	-	-	-	-	-	-	-	REL	23	rr	3
BLT <i>opr</i>	Branch if Less Than (Signed Operands)	$\text{PC} \leftarrow (\text{PC}) + \$0002 + \text{rel} \text{ ? } (N \oplus V) = 1$	-	-	-	-	-	-	-	REL	91	rr	3
BMC <i>rel</i>	Branch if Interrupt Mask Clear	$\text{PC} \leftarrow (\text{PC}) + \$0002 + \text{rel} \text{ ? } (I) = 0$	-	-	-	-	-	-	-	REL	2C	rr	3

BRN	re/	Branch Never	PC ← (PC) + \$0002	-	-	-	-	-	-	-	REL	21	rr	3
BRSET	n, opr, re	Branch if Bit n in Memory Set	PC ← (PC) + \$0003 + re ? (Mn) = 1	-	-	-	-	-	-	-	DIR (b0)	00	dd rr	5
											DIR (b1)	02	dd rr	5
											DIR (b2)	04	dd rr	5
											DIR (b3)	06	dd rr	5
											DIR (b4)	08	dd rr	5
											DIR (b5)	0A	dd rr	5
											DIR (b6)	0C	dd rr	5
											DIR (b7)	0E	dd rr	5
BSET	n, opr	Set Bit n in Memory	Mn ← 1	-	-	-	-	-	-	-	DIR (b0)	10	dd	4
											DIR (b1)	12	dd	4
											DIR (b2)	14	dd	4
											DIR (b3)	16	dd	4
											DIR (b4)	18	dd	4
											DIR (b5)	1A	dd	4
											DIR (b6)	1C	dd	4
											DIR (b7)	1E	dd	4

Source Form	Operation	Description	Effect on CCR						Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z	C				
BSR <i>rel</i>	Branch to Subroutine	$PC \leftarrow (PC) + \$0002$; push (PCL) $SP \leftarrow (SP) - \$0001$; push (PCH) $SP \leftarrow (SP) - \$0001$ $PC \leftarrow (PC) + rel$	-	-	-	-	-	-	REL	AD	rr	4
CBEQ <i>qpr,rel</i> CBEQA # <i>qpr,rel</i> CBEQX # <i>qpr,rel</i> CBEQ <i>qpr,X+,rel</i> CBEQ <i>X+,rel</i> CBEQ <i>qpr,SP,rel</i>	Compare and Branch if Equal	$PC \leftarrow (PC) + \$0003 + rel$? (A) - (M) = \$00 $PC \leftarrow (PC) + \$0003 + rel$? (A) - (M) = \$00 $PC \leftarrow (PC) + \$0003 + rel$? (X) - (M) = \$00 $PC \leftarrow (PC) + \$0003 + rel$? (A) - (M) = \$00 $PC \leftarrow (PC) + \$0002 + rel$? (A) - (M) = \$00 $PC \leftarrow (PC) + \$0004 + rel$? (A) - (M) = \$00	-	-	-	-	-	-	DIR IMM IMM IX1+ IX+ SP1	31 41 51 61 71 9E61	dd rr ii rr ii rr rr ff ff rr	5 4 4 5 4 6
CLC	Clear Carry Bit	$C \leftarrow 0$	-	-	-	-	-	0	INH	98		1
CLI	Clear Interrupt Mask Bit	$I \leftarrow 0$	-	-	0	-	-	-	INH	9A		2

CLR opr CLRA CLRX CLRH CLR opr,X CLR ,X CLR opr,SP	Clear	M ← \$00 A ← \$00 X ← \$00 H ← \$00 M ← \$00 M ← \$00 M ← \$00	0	-	-	0	1	-	DIR INH INH INH IX1 IX SP1	3F 4F 5F 8C 6F 7F 9E6F	dd ff ff	3 1 1 1 3 2 4			
CMP #opr CMP opr CMP opr CMP opr,X CMP opr,X CMP ,X CMP opr,SP CMP opr,SP		Compare Accumulator with Memory	(A) - (M)	↕	-	↕	↕	↕	↕	IMM DIR EXT IX2 IX1 IX SP1 SP2	A1 B1 C1 D1 E1 F1 9EE1 9ED1	ii dd hh ee ff ff ee	2 3 4 4 3 2 4 5		
COM opr COMA COMX COM opr,X COM ,X COM opr,SP				Complement (One's Complement)	M ← (M) = \$FF - (M) A ← (A) = \$FF - (M) X ← (X) = \$FF - (M) M ← (M) = \$FF - (M) M ← (M) = \$FF - (M) M ← (M) = \$FF - (M)	0	-	-	↕	↕	1	DIR INH INH IX1 IX SP1	33 43 53 63 73 9E63	dd ff ff	4 1 1 4 3 5

Source Form	Operation	Description	Effect on CCR						Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z	C				
CPHX #opr CPHX opr	Compare Index Register (H:X) with Memory	(H:X) – (M:M + \$0001)	↕	-	-	↕	↕	↕	IMM DIR	65 75	ii ii+1 dd	3 4
CPX #opr CPX opr CPX opr CPX ,X CPX opr,X CPX opr,X CPX opr,SP CPX opr,SP	Compare X (Index Register Low) with Memory	(X) – (M)	↕	-	-	↕	↕	↕	IMM DIR EXT IX2 IX1 IX SP1 SP2	A3 B3 C3 D3 E3 F3 9EE3 9ED3	ii dd hh ll ee ff ff ee	2 3 4 4 4 3 2 4 5
DAA	Decimal Adjust Accumulator	(A) ₁₀	U	-	-	↕	↕	↕	INH	72		2



DBNZ <i>opr,rel</i>	Decrement and Branch if Not Zero	$A \leftarrow (A) - \$0001 \text{ or } M \leftarrow (M) - \0001 $\text{or } X \leftarrow (X) - \0001 $PC \leftarrow (PC) + \$0003 + rel \text{ if}$ $(result) \neq 0 \text{ for DBNZ direct, IX1}$ $PC \leftarrow (PC) + \$0002 + rel \text{ if}$ $(result) \neq 0 \text{ for DBNZ A, DBNZ X,}$ or IX $PC \leftarrow (PC) + \$0004 + rel \text{ if}$ $(result) \neq 0 \text{ for DBNZ SP1}$	$A \leftarrow (M) - \$01$ $A \leftarrow (A) - \$01$ $X \leftarrow (X) - \$01$ $M \leftarrow (M) - \$01$ $M \leftarrow (M) - \$01$ $M \leftarrow (M) - \$01$	↕	-	-	-	↕	-	DIR INH INH IX1 IX SP1	3B 4B 5B 6B 7B 9E6B	dd rr rr rr ff rr rr ff rr	5 3 3 5 4 6
DBNZ A <i>rel</i>													
DBNZ X <i>rel</i>													
DBNZ <i>opr,X,rel</i>													
DBNZ <i>X,rel</i>													
DBNZ <i>opr,SP,rel</i>													
DEC <i>opr</i>	Decrement									DIR INH INH IX1 IX SP1	3A 4A 5A 6A 7A 9E6A	dd ff ff	4 1 1 4 3 5
DECA													
DECX													
DEC <i>opr,X</i>													
DEC <i>X</i>													
DEC <i>opr,SP</i>													

Source Form	Operation	Description	Effect on CCR						Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z	C				
DIV	Divide	$A \leftarrow (H:A)/(X)$ $H \leftarrow \text{Remainder}$	-	-	-	-	$\updownarrow$	$\updownarrow$	INH	52		7
EOR #opr	Exclusive OR Memory with Accumulator	$A \leftarrow (A) \oplus (M)$	0	-	-	$\updownarrow$	$\updownarrow$	-	IMM	A8	ii	2
EOR opr									DIR	B8	dd	3
EOR opr,X									EXT	C8	hh ll	4
EOR opr,X									IX2	D8	ee ff	4
EOR ,X									IX1	E8	ff	3
EOR opr,SP									IX	F8		2
EOR opr,SP									SP1	9EE8	ff	4
EOR opr,SP									SP2	9ED8	ee ff	5
INC opr	Increment	$M \leftarrow (M) + \$01$ $A \leftarrow (A) + \$01$ $X \leftarrow (X) + \$01$ $M \leftarrow (M) + \$01$ $M \leftarrow (M) + \$01$ $M \leftarrow (M) + \$01$	$\updownarrow$	-	-	$\updownarrow$	$\updownarrow$	-	DIR	3C	dd	4
INCA									INH	4C		1
INCX									INH	5C		1
INC opr,X									IX	7C		3
INC ,X									IX1	6C	ff	4
INC opr,SP									SP1	9E6C	ff	5

JMP <i>opr</i>	Jump	PC ← Jump Address	-	-	-	-	-	-	-	DIR	BC	dd hh ee ff	2 3 4 3 2
JMP <i>opr</i>			-	-	-	-	-	-	-	EXT	CC	hh	2
JMP <i>opr,X</i>			-	-	-	-	-	-	-	IX2	DC	ee	4
JMP <i>opr,X</i>			-	-	-	-	-	-	-	IX1	EC	ff	3
JMP <i>X</i>			-	-	-	-	-	-	-	IX	FC		2
JSR <i>opr</i>	Jump to Subroutine	PC ← (PC) + <i>n</i> (<i>n</i> = 1, 2, or 3) Push (PCL); SP ← (SP) - \$0001 Push (PCH); SP ← (SP) - \$0001 PC ← Unconditional Address	-	-	-	-	-	-	-	DIR	BD	dd hh ee ff	4 5 6 5 4
JSR <i>opr</i>			-	-	-	-	-	-	-	EXT	CD	hh	2
JSR <i>opr,X</i>			-	-	-	-	-	-	-	IX2	DD	ee	4
JSR <i>opr,X</i>			-	-	-	-	-	-	-	IX1	ED	ff	6
JSR <i>X</i>			-	-	-	-	-	-	-	IX	FD		4
LDA # <i>opr</i>	Load Accumulator from Memory	A ← (M)	-	-	-	-	-	-	-	IMM	A6	ii	2
LDA <i>opr</i>			-	-	-	-	-	-	-	DIR	B6	dd	3
LDA <i>opr</i>			-	-	-	-	-	-	-	EXT	C6	hh	4
LDA <i>opr,X</i>			-	-	-	-	-	-	-	IX2	D6	ee	4
LDA <i>opr,X</i>			-	-	-	-	-	-	-	IX1	E6	ff	3
LDA <i>X</i>			-	-	-	-	-	-	-	IX	F6		2
LDA <i>opr,SP</i>			-	-	-	-	-	-	-	SP1	9EE6	ff	4
LDA <i>opr,SP</i>			-	-	-	-	-	-	-	SP2	9ED6	ee	5
			-	-	-	-	-	-	-				

LSR <i>opr</i> LSRA LSRX LSR <i>opr</i> ,X LSR ,X LSR <i>opr</i> ,SP	Logical Shift Right		↕	-	-	0	↕	↕	DIR INH INH IX1 IX SP1	34 54 44 64 74 9E64	dd ff ff	4 1 1 4 3 5
MOV <i>opr</i> , <i>opr</i> MOV <i>opr</i> ,X+ MOV # <i>opr</i> , <i>opr</i> MOV X+, <i>opr</i>	Move	$(M)_{\text{destination}} \leftarrow (M)_{\text{source}}$ $H:X \leftarrow (H:X) + \$001$ in IX+D and DIX+ Modes	0	-	-	↕	↕	-	DD DIX+ IMD IX+D	4E 5E 6E 7E	dd dd dd ii dd dd	5 4 4 4 4
MUL	Unsigned Multiply	$X : A \leftarrow (X) \times (A)$	-	0	-	-	-	0	INH	42		5
NEG <i>opr</i> NEGA NEGX NEG <i>opr</i> ,X NEG ,X NEG <i>opr</i> ,SP	Negate (Two's Complement)	$M \leftarrow -(M) = \$00 - (M)$ $A \leftarrow -(A) = \$00 - (A)$ $X \leftarrow -(X) = \$00 - (X)$ $M \leftarrow -(M) = \$00 - (M)$ $M \leftarrow -(M) = \$00 - (M)$	↕	-	-	↕	↕	↕	DIR INH INH IX1 IX SP1	30 40 50 60 70 9E60	dd ff ff	4 1 1 4 3 5

Source Form	Operation	Description	Effect on CCR						Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z	C				
NOP	No Operation	None	-	-	-	-	-	-	INH	9D		1
NSA	Nibble Swap Accumulator	$A \leftarrow (A[3:0]:A[7:4])$	-	-	-	-	-	-	INH	62		3
ORA #opr ORA opr ORA opr ORA opr,X ORA opr,X ORA ,X ORA opr,SP ORA opr,SP	Inclusive OR Accumulator and Memory	$A \leftarrow (A) (M)$	0	-	-	$\updownarrow$	$\updownarrow$	-	IMM DIR EXT IX2 IX1 IX SP1 SP2	AA BA CA DA EA FA 9EEA 9EDA	ii dd hh ee ff ff ff ff ff	2 3 4 4 4 3 2 4 5
PSHA	Push Accumulator onto Stack	Push (A); $SP \leftarrow (SP) - \$0001$	-	-	-	-	-	-	INH	87		2
PSHH	Push Index Register H onto Stack	Push (H); $SP \leftarrow (SP) - \$0001$	-	-	-	-	-	-	INH	8B		2

PSHX	Push Index Register X onto Stack	Push (X); SP ← (SP) – \$0001	-	-	-	-	-	-	-	-	INH	89		2
PULA	Pull Accumulator from Stack	SP ← (SP + \$0001); Pull (A)	-	-	-	-	-	-	-	-	INH	86		2
PULH	Pull H from Stack	SP ← (SP + \$0001); Pull (H)	-	-	-	-	-	-	-	-	INH	8A		2
PULX	Pull X from Stack	SP ← (SP + \$0001); Pull (X)	-	-	-	-	-	-	-	-	INH	88		2
ROL opr ROLA ROLX ROL opr,X ROL ,X ROL opr,SP	Rotate Left through Carry		↕	-	-	↕	↕	↕	↕	↕	DIR INH INH IX1 IX SP1	39 49 59 69 79 9E69	dd ff ff	4 1 1 4 3 5
ROR opr RORA RORX ROR opr,X ROR ,X ROR opr,SP	Rotate Right through Carry		↕	-	-	↕	↕	↕	↕	↕	DIR INH INH IX1 IX SP1	36 46 56 66 76 9E66	dd ff ff	4 1 1 4 3 5

Source Form	Operation	Description	Effect on CCR						Address Mode	Opcode	Operand	Cycles
			V	H	I	N	Z	C				
SUB #opr SUB opr SUB opr SUB opr,X SUB opr,X SUB ,X SUB opr,SP SUB opr,SP	Subtract	$A \leftarrow (A) - (M)$	$\leftrightarrow$	-	-	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	IMM DIR EXT IX2 IX1 IX SP1 SP2	A0 B0 C0 D0 E0 F0 9EE0 9ED0	ii dd hh ll ee ff ff ff ee ff	2 3 4 4 4 3 2 4 5
SWI	Software Interrupt	$PC \leftarrow (PC) + \$0001$; Push (PCL) $SP \leftarrow (SP) - \$0001$; Push (PCH) $SP \leftarrow (SP) - \$0001$; Push (X) $SP \leftarrow (SP) - \$0001$; Push (A) $SP \leftarrow (SP) - \$0001$; Push (CCR) $SP \leftarrow (SP) - \$0001$; I $\leftarrow 1$ PCH $\leftarrow$ Interrupt Vector High Byte PCL $\leftarrow$ Interrupt Vector Low Byte	-	-	1	-	-	-	INH	83		9
TAP	Transfer Accumulator to CCR	$CCR \leftarrow (A)$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	$\leftrightarrow$	INH	84		2

SEC	Set Carry Bit	$C \leftarrow 1$	-	-	-	-	-	1	INH	99		1
SEI	Set Interrupt Mask Bit	$I \leftarrow 1$	-	-	1	-	-	-	INH	9B		2
STA <i>opr</i> STA <i>opr</i> STA <i>opr</i> ,X STA <i>opr</i> ,X STA ,X STA <i>opr</i> ,SP STA <i>opr</i> ,SP	Store Accumulator in Memory	$M \leftarrow (A)$	0	-	-	$\updownarrow$	$\updownarrow$	-	DIR EXT IX2 IX1 IX SP1 SP2	B7 C7 D7 E7 F7 9EE7 9ED7	dd hh ee ff ff ff ee ff	3 4 4 4 3 2 4 5
STHX <i>opr</i>	Store Index Reg. (H:X)	$(M:M + \$0001) \leftarrow (H:X)$	0	-	-	$\updownarrow$	$\updownarrow$	-	DIR	35	dd	4
STOP	Enable $\overline{IRQ}$ Pin; Stop Osc.	$I \text{ bit} \leftarrow 0$; Stop Oscillator	-	-	0	-	-	-	INH	8E		1
STX <i>opr</i> STX <i>opr</i> STX <i>opr</i> ,X STX <i>opr</i> ,X STX ,X STX <i>opr</i> ,SP STX <i>opr</i> ,SP	Store X (Index Register Low) in Memory	$M \leftarrow (X)$	0	-	-	$\updownarrow$	$\updownarrow$	-	DIR EXT IX2 IX1 IX SP1 SP2	BF CF DF EF FF 9EEF 9EDF	dd hh ee ff ff ff ff ff	3 4 4 4 3 2 4 5

TAX	Transfer Accumulator to X (Index Register Low)	$X \leftarrow (A)$	-	-	-	-	-	-	-	INH	97		1
TPA	Transfer CCR to Accumulator	$A \leftarrow (CCR)$	-	-	-	-	-	-	-	INH	85		1
TST <i>opr</i> TSTA TSTX TST <i>opr</i> ,X TST <i>X</i> TST <i>opr</i> ,SP	Test for Negative or Zero	$(A) - \$00$ $(X) - \$00$ $(M) - \$00$	0	-	-	$\updownarrow$	$\updownarrow$	-	-	DIR INH INH IX1 IX SP1	3D 4D 5D 6D 7D 9E6D	dd ff ff	3 1 1 3 2 4
TSX	Transfer Stack Pointer to Index Register	$H:X \leftarrow (SP + \$0001)$	-	-	-	-	-	-	-	INH	95		2
TXA	Transfer X (Index Register Low) to Accumulator	$A \leftarrow (X)$	-	-	-	-	-	-	-	INH	9F		1
TXS	Transfer Index Register to Stack Pointer	$(SP) \leftarrow (H:X) - \0001	-	-	-	-	-	-	-	INH	94		2
WAIT	Enable Interrupts; Stop Processor	I Bit $\leftarrow 0$	-	-	0	-	-	-	-	INH	8F		1

—

NEW HC08 INSTRUCTIONS

The M68HC08 Family instruction set is an extension of the M68HC05 Family instruction set. This section contains the instructions unique to the M68HC08 Family. Following is a list of new instructions.

- Add Immediate Value (Signed) to Stack Pointer (AIS)
- Add Immediate Value (Signed) to Index Register (AIX)
- Branch if Greater Than or Equal To (BGE)
- Branch if Greater Than (BGT)
- Branch if Less Than or Equal To (BLE)
- Branch if Less Than (BLT)
- Compare and Branch if Equal (CBEQ)
- Compare Accumulator with Immediate, Branch if Equal (CBEQA)
- Compare Index Register Low with Immediate, Branch if Equal (CBEQX)
- Clear Index Register High (CLRHH)
- Compare Index Register with Memory (CPHX)
- Decimal Adjust Accumulator (DAA)
- Decrement and Branch if Not Zero (DBNZ)
- Divide (DIV)
- Load Index Register with Memory (LDHX)
- Move (MOV)
- Nibble Swap Accumulator (NSA)
- Push Accumulator onto Stack (PSHA)
- Push Index Register High onto Stack (PSHH)
- Push Index Register Low onto Stack (PSHX)
- Pull Accumulator from Stack (PULA)
- Pull Index Register High from Stack (PULH)
- Pull Index Register Low from Stack (PULX)
- Store Index Register (STHX)
- Transfer Accumulator to Condition Code Register (TAP)
- Transfer Condition Code Register to Accumulator (TPA)
- Transfer Stack Pointer to Index Register (TSX)
- Transfer Index Register to Stack Pointer (TXS)

Add Immediate Value (Signed) to Stack Pointer

Operation:

$$SP \leftarrow (SP) + (16 \ll M)$$

Description:

Adds the immediate operand to the stack pointer. The immediate value is an 8-bit two's complement signed operand. The 8-bit operand is sign-extended to 16 bits prior to the addition. The AIS instruction can be used to create and remove a stack frame buffer that is used to store temporary variables.

Condition Codes and Boolean Formulae:

None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
AIS #opr	IMM	A7	ii ii	2

AIX

Add Immediate Value (Signed) to Index Register

Operation:

$$H:X \leftarrow (H:X) + (16 \ll M)$$

Description:

Adds an immediate operand to index register (H:X) formed by the concatenation of the H and X registers. The immediate operand is an 8-bit two's complement signed offset. The 8-bit operand is sign-extended to 16 bits prior to the addition.

Condition Codes and Boolean Formulae:

None affected.

V		H		I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
AIX <i>#opr</i>	IMM	AF	ii	2

AIX

Branch if Greater Than or Equal To (Signed Operands)

Operation:

$PC \leftarrow (PC) + \$0002 + rel$ if $(N \oplus V) = 0$
 i.e., if (A) (M) (two's complement signed numbers)

Description:

If the BGE instruction is executed immediately after execution of a compare or subtract instruction, branch occurs if and only if the two's complement number represented by the appropriate internal register (A, X, or H:X) was greater than or equal to the two's complement number represented by M.

Condition Codes and Boolean Formulae:

None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BGE <i>opr</i>	REL	90	rr	3

BGT

Branch if Greater Than (Signed Operands)

Operation:

$PC \leftarrow (PC) + \$0002 + rel$ if $Z \mid (N \oplus V) = 0$
i.e., if $(A) > (M)$ (two's complement signed numbers)

Description:

If the BGT instruction is executed immediately after execution of CMP, CPX, CPHX, or SUB, branch will occur if and only if the two's complement number represented by the appropriate internal register (A, X, or H:X) was greater than the two's complement number represented by M.

Condition Codes and Boolean Formulae:

None affected.

V		H		I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BGT <i>opr</i>	REL	92	rr	3

Branch if Less Than or Equal To (Signed Operands)

Operation:

$PC \leftarrow (PC) + \$0002 + rel$ if $Z \mid (N \oplus V) = 1$
 i.e., if (A) (M) (two's complement signed numbers)

Description:

If the BLE instruction is executed immediately after execution of CMP, CPX, CPHX, or SUB, branch will occur if and only if the two's complement number represented by the appropriate internal register (A, X, or H:X) was less than or equal to the two's complement number represented by M.

Condition Codes and Boolean Formulae:

None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BLE <i>opr</i>	REL	93	rr	3

BLT

Branch if Less Than (Signed Operands)

Operation:

$PC \leftarrow (PC) + \$0002 + rel$ if $(N \oplus V) = 1$

i.e., if $(A) < (M)$ (two's complement signed numbers)

Description:

If the BLT instruction is executed immediately after execution of CMP, CPX, CPHX, or SUB, branch will occur if and only if the two's complement number represented by the appropriate internal register (A, X, or H:X) was less than the two's complement number represented by M.

Condition Codes and Boolean Formulae:

None affected.

V		H		I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
BLT <i>opr</i>	REL	91	rr	3

BLT

Compare and Branch if Equal

Operation:

$(A) - (M); PC \leftarrow (PC) + \$0003 + rel$

if result is \$00

or: for IX+ mode: $(A) - (M); PC \leftarrow (PC) + \$0002 + rel$

if result is \$00

or: for SP1 mode: $PC \leftarrow (PC) + \$0004 + rel$

if result is \$00

Description:

CBEQ compares the operand with the accumulator (A) and causes a branch if the result is zero. The CBEQ instruction combines CMP and BEQ for faster table lookup routines.

CBEQ_IX+ compares the operand addressed by H:X to the A and causes a branch if the result is zero. H:X is then incremented regardless of whether a branch is taken. CBEQ_IX1+ operates the same way except that an 8-bit offset is added to the effective address of the operand.

Condition Codes and Boolean Formulae:

None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
CBEQ <i>opr</i>	DIR	31	dd rr	5
CBEQA <i>#opr, rel</i>	IMM	41	ii rr	4
CBEQX <i>#opr, rel</i>	IMM	51	ii rr	4
CBEQ <i>X+, rel</i>	IX+	71	rr	4
CBEQ <i>opr, X+, rel</i>	IX1+	61	ff rr	5
CBEQ <i>opr, SP, rel</i>	SP1	9E61	ff rr	6

CBEQA

Compare A with Immediate, Branch if Equal

Operation:

$(A) - (M); PC \leftarrow (PC) + \$0003 + rel$
if result is \$00

Description:

CBEQ compares an immediate operand with the accumulator (A) and causes a branch if the result is zero. The CBEQA instruction combines CPX and BEQ for faster table lookup routines.

Condition Codes and Boolean Formulae:

None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
CBEQ <i>opr</i>	DIR	31	dd rr	5
CBEQA <i>#opr, rel</i>	IMM	41	ii rr	4
CBEQX <i>#opr, rel</i>	IMM	51	ii rr	4
CBEQ <i>X+, rel</i>	IX+	71	rr	4
CBEQ <i>opr, X+, rel</i>	IX1+	61	ff rr	5
CBEQ <i>opr, SP, rel</i>	SP1	9E61	ff rr	5

CBEQA

CBEQX

Compare X with Immediate, Branch if Equal

Operation:

$(X) - (M); PC \leftarrow (PC) + \$0003 + rel$
if result is \$00

Description:

CBEQX compares an immediate operand with X (index register low) and causes a branch if the result is zero. The CBEQX instruction combines CMX and BEQ for faster loop counter control.

Condition Codes and Boolean Formulae:

None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
CBEQ <i>opr</i>	DIR	31	dd rr	5
CBEQA <i>#opr, rel</i>	IMM	41	ii rr	4
CBEQX <i>#opr, rel</i>	IMM	51	ii rr	4
CBEQ <i>X+, rel</i>	IX+	71	rr	4
CBEQ <i>opr, X+, rel</i>	IX1+	61	ff rr	5
CBEQ <i>opr, SP, rel</i>	SP1	9E61	ff rr	5

CBEQX

CLRH

Clear H (Index Register High)

Operation:

$H \leftarrow \$00$

Description:

The contents of H are replaced with zeros.

Condition Codes and Boolean Formulae:

V			H		I	N	Z	C
0	1	1	—	—	—	0	1	—

V: Cleared.

N: Cleared.

Z: Set.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
CLRH	INH (H)	8C		1
CLR <i>opr</i> , SP	SP1	9E6F	<i>ff</i>	4

CLRH

Compare Index Register with Memory

Operation:

$(H:X) - (M:M + \$0001)$

Description:

CPHX compares index register (H:X) with the 16-bit value in memory and sets the condition code register accordingly.

Condition Codes and Boolean Formulae:

V			H	I	N	Z	C
↑	1	1	—	—	↑	↑	↑

V: $H7 \& \overline{M15} \& \overline{R15} \mid \overline{H7} \& M15 \& R15$

Set if a two's complement overflow resulted from the operation; cleared otherwise.

N: R15

Set if MSB of result is one; cleared otherwise.

Z: $\overline{R15} \& \overline{R14} \& \overline{R13} \& \overline{R12} \& \overline{R11} \& \overline{R10} \& \overline{R9} \& \overline{R8} \& \overline{R7} \& \overline{R6} \& \overline{R5} \& \overline{R4} \& \overline{R3} \& \overline{R2} \& \overline{R1}$

Set if the result is \$0000; cleared otherwise.

C: $\overline{H7} \& M15 \mid M15 \& R15 \mid R15 \& \overline{H7}$

Set if the absolute value of the contents of memory is larger than the absolute value of the index register; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
CPHX <i>#opr</i>	IMM	65	ii ii+1	3
CPHX <i>opr</i>	DIR	75	dd	4

DAA

Decimal Adjust Accumulator

Operation:

(A)₁₀

Description:

Adjusts contents of the accumulator (A) and the state of the CCR carry bit after binary-coded decimal (BCD) operations, so that there is a correct BCD sum and an accurate carry indication. The state of the CCR half carry bit affects operation. (Refer to the **DAA Function Summary** table on the following page for details of operation.)

Condition Codes and Boolean Formulae:

V			H	I	N	Z	C
U	1	1	—	—	↑	↑	↑

V: U
Undefined.

N: R7
Set if MSB of result is one; cleared otherwise.

Z: $\overline{R7} \& \overline{R6} \& \overline{R5} \& \overline{R4} \& \overline{R3} \& \overline{R2} \& \overline{R1} \& \overline{R0}$
Set if the result is \$0000; cleared otherwise.

C: (Refer to the **DAA Function Summary** table on the following page.)

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
DAA	INH	72		2

DAA

Decimal Adjust Accumulator

The **DAA Function Summary** table below shows DAA operation for all legal combinations of input operands. Columns 1–4 represent the results of ADC or ADD operations on BCD operands. The correction factor in column 5 is added to the accumulator to restore the result of an operation on two BCD operands to a valid BCD value and to set or clear the C bit. All values are in hexadecimal.

DAA Function Summary

1	2	3	4	5	6
Initial C-Bit Value	Value of A[7:4]	Initial H-Bit Value	Value of A [3:0]	Correction Factor	Corrected C-Bit Value
0	0–9	0	0–9	00	0
0	0–8	0	A–F	06	0
0	0–9	1	0–3	06	0
0	A–F	0	0–9	60	1
0	9–F	0	A–F	66	1
0	A–F	1	0–3	66	1
1	0–2	0	0–9	60	1
1	0–2	0	A–F	66	1
1	0–3	1	0–3	66	1

DBNZ

Decrement and Branch if Not Zero

Operation:

$A \leftarrow (A) - \$0001$

or: $M \leftarrow (M) - \$0001$

or: $X \leftarrow (X) - \$0001$; $PC \leftarrow (PC) + \$0003 + rel$

if (result) 0 for DBNZ DIR or IX1

$PC \leftarrow (PC) + \$0002 + rel$

if (result) 0 for DBNZ A, DBNZX, or IX

$PC \leftarrow (PC) + \$0004 + rel$

if (result) 0 for DBNZ SP1

Description:

Subtract one from the contents of A, X, or M; then branch using the relative offset if the result of the subtract is not zero.

Condition Codes and Boolean Formulae:

None affected.

V		H		I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
DBNZ <i>opr</i>	DIR	3B	dd rr	5
DBNZ A <i>opr</i>	INH	4B	rr	3
DBNZX <i>opr</i>	INH	5B	rr	3
DBNZ <i>opr</i>	IX	7B	rr	4
DBNZ <i>opr</i>	IX1	6B	rr rr	5
DBNZ <i>opr</i>	SP1	9E6B	rr rr	6

DBNZ

Divide

Operation:

$$A \leftarrow (H:A) \div (X) \quad H \leftarrow \text{Remainder}$$

Description:

Divides a 16-bit unsigned dividend contained in the concatenated registers H (index register high) and accumulator (A) by an 8-bit divisor contained in X (index register low). The quotient is placed in A, and the divisor is left unchanged.

An overflow (quotient > \$FF) or divide-by-zero sets the C bit, and the quotient and remainder are indeterminate.

Condition Codes and Boolean Formulae:

V			H	I	N	Z	C
—	1	1	—	—	—	↑	↑

Z: $\overline{M7} \& \overline{M6} \& \overline{M5} \& \overline{M4} \& \overline{M3} \& \overline{M2} \& \overline{M1} \& \overline{M0}$
Set if the result (quotient) is \$00; cleared otherwise.

C: Set if a divide by zero was attempted or if an overflow occurred; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
DIV	INH	52		7

LDHX

Load Index Register with Memory

Operation:

$H:X \leftarrow (M:M + \$0001)$

Description:

Loads the contents of the specified memory location into index register (H:X). The condition codes are set according to the data.

Condition Codes and Boolean Formulae:

V			H	I	N	Z	C
0	1	1	—	—	↑	↑	—

V: 0
Cleared.

N: R15
Set if MSB of result is one; cleared otherwise.

Z: $\overline{R15} \& \overline{R14} \& \overline{R13} \& \overline{R12} \& \overline{R11} \& \overline{R10} \& \overline{R9} \& \overline{R8} \& \overline{R7} \& \overline{R6} \& \overline{R5} \& \overline{R4} \& \overline{R3} \& \overline{R2} \& \overline{R1} \& \overline{R0}$
Set if the result is \$0000; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
LDHX <i>#opr</i>	IMM	45	ii ii	3
LDHX <i>opr</i>	DIR	55	dd	4

LDHX

Move

Operation:

$$(M)_{\text{destination}} \leftarrow (M)_{\text{source}}$$

Description:

Moves a byte of data from a source address to a destination address. Data is examined as it is moved, and condition codes are set. Source data is not changed. The accumulator is not affected.

There are four addressing modes for the MOV instruction:

- 1) IMD moves an immediate byte to a direct memory location.
- 2) DD moves a direct location byte to another direct location.
- 3) IX+D moves a byte from a location addressed by the index register (H:X) to a direct location. H:X is incremented after the move.
- 4) DIX+ moves a byte from a direct location to one addressed by H:X. H:X is incremented after the move.

Condition Codes and Boolean Formulae:

V			H	I	N	Z	C
0	1	1	—	—	↓	↓	—

V: 0
Cleared.

N: R7
Set if MSB of result is one; cleared otherwise.

Z: $\overline{R7} \& \overline{R6} \& \overline{R5} \& \overline{R4} \& \overline{R3} \& \overline{R2} \& \overline{R1} \& \overline{R0}$
Set if the result is \$00; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
MOV <i>opr</i>	IMD	6E	ii dd	4
MOV <i>opr</i>	DD	4E	dd dd	5
MOV <i>opr</i>	IX+D	7E	dd	4
MOV <i>opr</i>	DIX+	5E	dd	4

NSA

Nibble Swap Accumulator

Operation:

$$A \leftarrow (A[3:0] : A[7:4])$$

Description:

Swaps upper and lower nibbles (4 bits) of the accumulator. The NSA instruction is used for more efficient storage and use of binary-coded decimal operands.

Condition Codes and Boolean Formulae:

None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
NSA	INH	62		3

Push Accumulator onto Stack

Operation:

$\downarrow (A), SP \leftarrow (SP) - \0001

Description:

The contents of the accumulator (A) are pushed onto the stack at the address contained in the stack pointer. The stack pointer is then decremented to point to the next available location in the stack. The contents of the accumulator remain unchanged.

Condition Codes and Boolean Formulae:

None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
PSHA	INH	87		2

PSHH

Push H (Index Register High) onto Stack

Operation:

$\downarrow (H), SP \leftarrow (SP) - \0001

Description:

The contents of H are pushed onto the stack at the address contained in the stack pointer (SP). SP is then decremented to point at the next available location in the stack. The contents of H remain unchanged.

Condition Codes and Boolean Formulae:

None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
PSHH	INH	8B		2

PSHH

PSHX

Push X (Index Register Low) onto Stack

Operation:

$\downarrow (X), SP \leftarrow (SP) - \0001

Description:

The contents of X are pushed onto the stack at the address contained in the stack pointer (SP). SP is then decremented to point to the next available location in the stack. The contents of X remain unchanged.

Condition Codes and Boolean Formulae:

None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
PSHX	INH	89		2

PULA

Pull Accumulator from Stack

Operation:

$SP \leftarrow (SP + \$0001); \uparrow (A)$

Description:

The stack pointer (SP) is incremented to address the last operand on the stack. The accumulator (A) is then loaded with the contents of the address pointed to by SP.

Condition Codes and Boolean Formulae:

None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
PULA	INH	86		2

PULA

Pull H (Index Register High) from Stack

Operation:

$SP \leftarrow (SP + \$0001); \uparrow (H)$

Description:

The stack pointer (SP) is incremented to address the last operand on the stack. H is then loaded with the contents of the address pointed to by SP.

Condition Codes and Boolean Formulae:

None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
PULH	INH	8A		2

PULX

Pull X (Index Register Low) from Stack

Operation:

$SP \leftarrow (SP + \$0001); \uparrow (X)$

Description:

The stack pointer (SP) is incremented to address the last operand on the stack. X is then loaded with the contents of the address pointed to by SP.

Condition Codes and Boolean Formulae:

None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
PULX	INH	88		2

PULX

Store Index Register

Operation:

$(M:M + \$0001) \leftarrow (H:X)$

Description:

Stores index register (H:X) to the specified memory location. The condition codes are set according to the data.

Condition Codes and Boolean Formulae:

V			H	I	N	Z	C
0	1	1	—	—	↑	↑	—

V: 0
Cleared.

N: R7
Set if MSB of result is one; cleared otherwise.

Z: $\overline{R15} \& \overline{R14} \& \overline{R13} \& \overline{R12} \& \overline{R11} \& \overline{R10} \& \overline{R9} \& \overline{R8} \& \overline{R7} \& \overline{R6} \& \overline{R5} \& \overline{R4} \& \overline{R3} \& \overline{R2} \& \overline{R1} \& \overline{R0}$
Set if the result is \$0000; cleared otherwise.

Source Forms, Addressing Modes, Machine Code, and Cycles:


Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
STHX <i>opr</i>	DIR	35	dd	4

TAP

Transfer Accumulator to Condition Code Register

Operation:

$$CCR \leftarrow (A)$$



Description:

Transfers the contents of the accumulator (A) to the condition code register (CCR).

Condition Codes and Boolean Formulae:

V			H	I	N	Z	C
↓	1	1	↓	↓	↓	↓	↓

Source Forms, Addressing Modes, Machine Code, and Cycles:


Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
TAP	INH	84		2

TAP

Transfer Condition Code Register to
Accumulator

Operation:

$A \leftarrow (CCR)$



Description:

Transfers the contents of the condition code register (CCR) into the accumulator (A).

Condition Codes and Boolean Formulae:

None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine
Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
TPA	INH	85		1

TSX

Transfer Stack Pointer to Index Register

Operation:

$H:X \leftarrow (SP + \$0001)$

Description:

Loads index register (H:X) with 1 plus the contents of the stack pointer (SP). The contents of SP remain unchanged. After a TSX instruction, H:X points to the last value that was stored on the stack.

Condition Codes and Boolean Formulae:

None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
TSX	INH	95		2

Transfer Index Register to Stack Pointer

Operation:

$$SP \leftarrow (H:X - \$0001)$$

Description:

Loads the stack pointer (SP) with the contents of the index register (H:X) minus one. The contents of H:X are not altered.

Condition Codes and Boolean Formulae:

None affected.

V			H	I	N	Z	C
—	1	1	—	—	—	—	—

Source Forms, Addressing Modes, Machine Code, and Cycles:

Source Forms	Addr Mode	Machine Code		HC08 Cycles
		Opcode	Operand(s)	
TXS	INH	94		2

ADDRESSING MODES

INHERENT (INH)

The inherent addressing mode has no operand because the opcode contains all information necessary to carry out the instruction. Most inherent instructions are one byte long.

IMMEDIATE (IMM)

The operand in immediate mode instructions is contained in the byte(s) immediately following the opcode. The immediate value is one or two bytes, depending on the size of the register involved in the instruction.

DIRECT (DIR)

Most direct mode instructions can access any of the first 256 memory addresses with two bytes. The first byte is the opcode, and the second byte is the low byte of the operand address. The high byte of the address is assumed to be \$00.

EXTENDED (EXT)

Extended mode instructions are three bytes in length and can access any address in a 64-Kbyte memory map. The first byte is the opcode. The following two bytes are the operand address.

INDEXED (IX, IX1, IX2)


Indexed mode instructions access data with variable addresses. The effective address (EA) of the operand is determined by the contents of the register (H:X) added to a zero, 8-bit, or 16-bit offset. For one-byte, zero-offset mode instructions (IX), X (index register low) contains the low byte of the EA of the operand. The value of H (index register high) is \$00 if none of the HC08 instructions that modify H are used, assuring source code compatibility with HC05 Family instructions. The sum of H:X is the EA of the operand. For two-byte, 8-bit offset mode instructions (IX1), the unsigned bytes in H:X added to the unsigned byte following the opcode constitutes the EA of the operand. For three-byte, 16-bit offset mode instructions (IX2), the unsigned bytes in H:X added to the 16-bit unsigned word following the opcode constitute the EA of the operand.

ADDRESSING MODES


INDEXED, AND INDEXED, 8-BIT OFFSET WITH POST INCREMENT (IX+, IX1+)

Indexed, no offset with post increment mode instructions (IX+) are two-byte instructions that address operands, then increment H:X. The EA of the operand is derived by adding X (low byte) to H (high byte). Indexed, 8-bit offset with post increment mode instructions (IX1+) are three-byte instructions that address operands with variable addresses, then increment H:X. The EA of the operand is derived by adding X (low byte) with H (high byte).

PROGRAMMING MODEL



INTERRUPT STACKING ORDER



* High byte (H) of index register is not stacked.
 ** Default address on reset.

OPCODE MAP

		Bit Manipulation		Branch	Read-Modify-Write					
		DIR	DIR	REL	DIR	INH	INH	IX1	SP1	IX
HIGH LOW	0	0	1	2	3	4	5	6	9E6	7
	0	BRSET0 3 DIR 5	BSET0 2 DIR 4	BRA 2 REL 3	NEG 2 DIR 4	NEGA 1 INH 4	NEGX 1 INH 1	NEG 2 IX1 4	NEG 3 SP1 5	NEG 1 IX 3
1	BRCLR0 3 DIR 5	BCLR0 2 DIR 4	BRN 2 REL 3	CBEQ 3 DIR 5	CBEQA 3 IMM 4	CBEQX 3 IMM 4	CBEQ 3 IX1+ 5	CBEQ 4 SP1 6	CBEQ 2 IX+ 4	
2	BRSET1 3 DIR 5	BSET1 2 DIR 4	BHI 2 REL 3		MUL 1 INH 5	DIV 1 INH 7	NSA 1 INH 3		DAA 1 INH 2	
3	BRCLR1 3 DIR 5	BCLR1 2 DIR 4	BLS 2 REL 3	COM 2 DIR 4	COMA 1 INH 4	COMX 1 INH 1	COM 2 IX1 4	COM 3 SP1 5	COM 1 IX 3	
4	BRSET2 3 DIR 5	BSET2 2 DIR 4	BCC 2 REL 3	LSR 2 DIR 4	LSRA 1 INH 4	LSRX 1 INH 1	LSR 2 IX1 4	LSR 3 SP1 5	LSR 1 IX 3	
5	BRCLR2 3 DIR 5	BCLR2 2 DIR 4	BCS 2 REL 3	STHX 2 DIR 4	LDHX 3 IMM 4	LDHX 2 DIR 4	CPHX 3 IMM 3		CPHX 2 DIR 4	
6	BRSET3 3 DIR 5	BSET3 2 DIR 4	BNE 2 REL 3	ROR 2 DIR 4	RORA 1 INH 4	RORX 1 INH 1	ROR 2 IX1 4	ROR 3 SP1 5	ROR 1 IX 3	

OPCODE MAP

7	BRCLR3 3 DIR 5	BCLR3 2 DIR 4	BEQ 2 REL 3	ASR 2 DIR 4	ASRA 1 INH 1	ASRX 1 INH 1	ASR 2 IX1 4	ASR 3 SP1 5	ASR 1 IX 3
8	BRSET4 3 DIR 5	BSET4 2 DIR 4	BHCC 2 REL 3	LSL 2 DIR 4	LSLA 1 INH 1	LSLX 1 INH 1	LSL 2 IX1 4	LSL 3 SP1 5	LSL 1 IX 3
9	BRCLR4 3 DIR 5	BCLR4 2 DIR 4	BHCS 2 REL 3	ROL 2 DIR 4	ROLA 1 INH 1	ROLX 1 INH 1	ROL 2 IX1 4	ROL 3 SP1 5	ROL 1 IX 3
A	BRSET5 3 DIR 5	BSET5 2 DIR 4	BPL 2 REL 3	DEC 2 DIR 4	DECA 1 INH 1	DECX 1 INH 1	DEC 2 IX1 4	DEC 3 SP1 5	DEC 1 IX 3
B	BRCLR5 3 DIR 5	BCLR5 2 DIR 4	BMI 2 REL 3	DBNZ 3 DIR 5	DBNZA 2 INH 3	DBNZX 2 INH 3	DBNZ 3 IX1 5	DBNZ 4 SP1 6	DBNZ 2 IX 4
C	BRSET6 3 DIR 5	BSET6 2 DIR 4	BMC 2 REL 3	INC 2 DIR 4	INCA 1 INH 1	INCX 1 INH 1	INC 2 IX1 4	INC 3 SP1 5	INC 1 IX 3
D	BRCLR6 3 DIR 5	BCLR6 2 DIR 4	BMS 2 REL 3	TST 2 DIR 3	TSTA 1 INH 1	TSTX 1 INH 1	TST 2 IX1 3	TST 3 SP1 4	TST 1 IX 2
E	BRSET7 3 DIR 5	BSET7 2 DIR 4	BIL 2 REL 3		MOV 3 DD 5	MOV 2 DIX+ 4	MOV 3 IMD 4		MOV 2 IX+D 4
F	BRCLR7 3 DIR 5	BCLR7 2 DIR 4	BIH 2 REL 3	CLR 2 DIR 3	CLRA 1 INH 1	CLR 1 INH 1	CLR 2 IX1 3	CLR 3 SP1 4	CLR 1 IX 2

OPCODE MAP

		Control		Register/Memory								
		INH	INH	IMM	DIR	EXT	IX2	SP2	IX1	SP1	IX	
HIGH LOW	8		9	A	B	C	D	9ED	E	9EE	F	
0	RTI 1 INH 7	BGE 2 REL 3		SUB 2 IMM 2	SUB 2 DIR 3	SUB 3 EXT 4	SUB 3 IX2 4	SUB 4 SP2 5	SUB 2 IX1 3	SUB 3 SP1 4	SUB 1 IX 2	
1	RTS 1 INH 4	BLT 2 REL 3		CMP 2 IMM 2	CMP 2 DIR 3	CMP 3 EXT 4	CMP 3 IX2 4	CMP 4 SP2 5	CMP 2 IX1 3	CMP 3 SP1 4	CMP 1 IX 2	
2		BGT 2 REL 3		SBC 2 IMM 2	SBC 2 DIR 3	SBC 3 EXT 4	SBC 3 IX2 4	SBC 4 SP2 5	SBC 2 IX1 3	SBC 3 SP1 4	SBC 1 IX 2	
3	SWI 1 INH 9	BLE 2 REL 3		CPX 2 IMM 2	CPX 2 DIR 3	CPX 3 EXT 4	CPX 3 IX2 4	CPX 4 SP2 5	CPX 2 IX1 3	CPX 3 SP1 4	CPX 1 IX 2	
4	TAP 1 INH 2	TXS 1 INH 2		AND 2 IMM 2	AND 2 DIR 3	AND 3 EXT 4	AND 3 IX2 4	AND 4 SP2 5	AND 2 IX1 3	AND 3 SP1 4	AND 1 IX 2	
5	TPA 1 INH 1	TSX 1 INH 2		BIT 2 IMM 2	BIT 2 DIR 3	BIT 3 EXT 4	BIT 3 IX2 4	BIT 4 SP2 5	BIT 2 IX1 3	BIT 3 SP1 4	BIT 1 IX 2	
6	PULA 1 INH 2			LDA 2 IMM 2	LDA 2 DIR 3	LDA 3 EXT 4	LDA 3 IX2 4	LDA 4 SP2 5	LDA 2 IX1 3	LDA 3 SP1 4	LDA 1 IX 2	

OPCODE MAP

7	PSHA 1 ² INH	TAX 1 ¹ INH	AIS 2 ² IMM	STA 3 ³ DIR	STA 4 ⁴ EXT	STA 4 ⁴ IX2	STA 5 ⁵ SP2	STA 3 ³ IX1	STA 4 ⁴ SP1	STA 2 ² IX
8	PULX 1 ² INH	CLC 1 ¹ INH	EOR 2 ² IMM	EOR 3 ³ DIR	EOR 4 ⁴ EXT	EOR 4 ⁴ IX2	EOR 5 ⁵ SP2	EOR 3 ³ IX1	EOR 4 ⁴ SP1	EOR 1 ¹ IX
9	PSHX 1 ² INH	SEC 1 ¹ INH	ADC 2 ² IMM	ADC 3 ³ DIR	ADC 4 ⁴ EXT	ADC 4 ⁴ IX2	ADC 5 ⁵ SP2	ADC 3 ³ IX1	ADC 4 ⁴ SP1	ADC 1 ¹ IX
A	PULH 1 ² INH	CLI 1 ² INH	ORA 2 ² IMM	ORA 3 ³ DIR	ORA 4 ⁴ EXT	ORA 4 ⁴ IX2	ORA 5 ⁵ SP2	ORA 3 ³ IX1	ORA 4 ⁴ SP1	ORA 1 ¹ IX
B	PSHH 1 ² INH	SEI 1 ² INH	ADD 2 ² IMM	ADD 3 ³ DIR	ADD 4 ⁴ EXT	ADD 4 ⁴ IX2	ADD 5 ⁵ SP2	ADD 3 ³ IX1	ADD 4 ⁴ SP1	ADD 1 ¹ IX
C	CLRHL 1 ¹ INH	RSP 1 ¹ INH		JMP 2 ² DIR	JMP 3 ³ EXT	JMP 4 ⁴ IX2		JMP 2 ² IX1		JMP 1 ¹ IX
D		NOP 1 ¹ INH	BSR 4 ⁴ REL	JSR 4 ⁴ DIR	JSR 5 ⁵ EXT	JSR 6 ⁶ IX2		JSR 2 ² IX1		JSR 1 ¹ IX
E	STOP 1 ¹ INH	*	LDX 2 ² IMM	LDX 3 ³ DIR	LDX 4 ⁴ EXT	LDX 4 ⁴ IX2	LDX 5 ⁵ SP2	LDX 2 ² IX1	LDX 4 ⁴ SP1	LDX 1 ¹ IX
F	WAIT 1 ¹ INH	TXA 1 ¹ INH	AIX 2 ² IMM	STX 3 ³ DIR	STX 4 ⁴ EXT	STX 4 ⁴ IX2	STX 5 ⁵ SP2	STX 2 ² IX1	STX 4 ⁴ SP1	STX 1 ¹ IX

OPCODE MAP

INH	Inherent	REL	Relative	SP1	Stack Pointer, 8-Bit Offset
IMM	Immediate	IX	Indexed, No Offset	SP2	Stack Pointer, 16-Bit Offset
DIR	Direct	IX1	Indexed, 8-Bit Offset	IX+	Indexed, No Offset with
EXT	Extended	IX2	Indexed, 16-Bit Offset		Post Increment
DD	Direct-Direct	IMD	Immediate-Direct	IX1+	Indexed, 1-Byte Offset with
IX+D	Indexed-Direct	DIX+	Direct-Indexed		Post Increment

*Prebyte for stack pointer indexed instructions

High Byte of Opcode in Hexadecimal		F
Low Byte of Opcode in Hexadecimal	0	
		2 SUB 1 IX

HC08 Cycles
Opcode Mnemonic
Number of Bytes / Addressing Mode

ASCII CHART

ASCII CHARACTER SET (7-BIT CODE)									
MS DIGIT LS DIGIT	0	1	2	3	4	5	6	7	
0	NUL	DLE	SP	0	@	P	,	p	DEL
1	SOH	DC1	!	1	A	Q	a	q	
2	STX	DC2	"	2	B	R	b	r	
3	ETX	DC3	#	3	C	S	c	s	
4	EOT	DC4	\$	4	D	T	d	t	
5	ENQ	NAK	%	5	E	U	e	u	
6	ACK	SYN	&	6	F	V	f	v	
7	BEL	ETB	,	7	G	W	g	w	
8	BS	CAN	(	8	H	X	h	x	DEL
9	HT	EM	)	9	I	Y	i	y	
A	LF	SUB	*		J	Z	j	z	
B	VT	ESC	+		K	[	k	{	
C	FF	FS	,		L	\	l		
D	CR	GS	-		M	]	m	}	
E	SO	RS	.		N	^	n	~	
F	SI	US	/		O	_	o		

HEX/DEC CONVERSION

How to use:

Conversion to Decimal: Find the decimal weights for corresponding hexadecimal characters beginning with the least significant character. The sum of the decimal weights is the decimal value of the hexadecimal number.

Conversion to Hexadecimal: Find the highest decimal value in the table which is lower than or equal to the decimal number to be converted. The corresponding hexadecimal character is the most significant. Subtract the decimal value found from the decimal number to be converted. With the difference, repeat the process to find subsequent hexadecimal characters.

Byte			Byte			Byte			Byte			0
15	Char12		11	8	7	Char4	3	Char0	3	Char0	0	
Hex	Dec		Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec
0	0		0	0	0	0	0	0	0	0	0	0
1	4,096		1	256	1	16	1	16	1	16	1	1
2	8,192		2	512	2	32	2	32	2	32	2	2
3	12,288		3	768	3	48	3	48	3	48	3	3
4	16,384		4	1,024	4	64	4	64	4	64	4	4
5	20,480		5	1,280	5	80	5	80	5	80	5	5
6	24,576		6	1,536	6	96	6	96	6	96	6	6
7	28,672		7	1,792	7	112	7	112	7	112	7	7
8	32,768		8	2,048	8	128	8	128	8	128	8	8
9	36,864		9	2,304	9	144	9	144	9	144	9	9
A	40,960		A	2,560	A	160	A	160	A	160	A	10
B	45,056		B	2,816	B	176	B	176	B	176	B	11
C	49,152		C	3,072	C	192	C	192	C	192	C	12
D	53,248		D	3,328	D	208	D	208	D	208	D	13
E	57,344		E	3,584	E	224	E	224	E	224	E	14
F	61,440		F	3,840	F	240	F	240	F	240	F	15

M68HC08 INSTRUCTION SET

NEW HC08 INSTRUCTIONS

ADDRESSING MODES

**PROGRAMMING MODEL
INTERRUPT STACKING ORDER**

OPCODE MAP

**ASCII CHART
HEX/DEC CONVERSION**

M68HC08 INSTRUCTION SET

NEW HC08 INSTRUCTIONS

ADDRESSING MODES

**PROGRAMMING MODEL
INTERRUPT STACKING ORDER**

OPCODE MAP

**ASCII CHART
HEX/DEC CONVERSION**

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution

P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre

88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.

4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.

Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate,
Tai Po, N.T., Hong Kong.



MOTOROLA

M68HC08RG/AD

